Embedded Files
Switching circuit and logic design.pdfLesson Plan
binary number system.pdfSwitching circuits introduction.docx
Number system problem with solutions.pdfbinery addition subtraction,multiplication.pdflogic gates and boolean algebra.pdflogic gates,logic family.pdfBoolean alzebra,duality principle.pdftheorem,postulates of boolean expression.pdfsop,pos,kanough map.pdflectuter 9 karnough map.pdflecture10 3and 4 variables K-map.pdfVon neuman Architechure.pdfLecture13 CLA.pdflecture14 subtractor circuit.1's and 2's complement.pdfMemory.pdfLecture11 POS minimization using K-map. Don't care condition.pdflecture15 Decoder encoder.pdflecture16 Multiplexor Demultiplexor.pdfRegister.pdfring counter,johnson counter.pdflecture18 sequential circuit.pdflecture19 clocked latch.pdfLecture 22 Ripple counter,up down countet.pdflecture 17 priority encoder.pdflecture20 master slave jk.pdflecture 21triggering mechanism of flip flop.pdfLecture23Mod N counter.pdflecture 12 Adder circuit.pdfring counter,johnson counter.pdffloating point representation.pdfNumber system problem with solutions.pdfRegister.pdfkarnaugh map,max term and min term.pdfzvi-kohavi-niraj-k.-jha-switching-and-finite-automata-theory-cambridge-university-press-2010.pdfText Book
Digital Design 4th Edition - Morris Mano.pdfText Book
Section B .xlsxContinuous assesment marks statement
B.Tech_CSE_SL_C_2023.xlsxAIML SEC-D DATA DETAILS.xlsxBCA_G student list 2023-24.xlsxDigital Design Morris Mano
Chapter No.
Question No.
1
1-10, 1-11, 1-12, 1-13, 1-14, 1-16, 1-17, 1-18, 1-19, 1-22, 1-23, 1-24, 1-31
2
2-1 to 2-7, 2-11 to 2-18, 2-22
3
3-5 to 3-8, 3-11 to 3-19, 3-22 to 3-27
4
4-1 to 4-11, 4-15 to 4-19, 4-21, 4-22, 4-28 to 4-30
5
5-4 to 5-7, 5-12, 5-13, 5-15 to 5-18, 5-23 to 5-32
6
6-1 to 6-3, 6-5 to 6-9, 6-11 to 6-16, 6-19 to 6-25
7
7-4, 7-5, 7-8, 7-9, 7-10, 7-14 to 7-17, 7-33 to 7-37
SCLD_Assignment.docxPage updated
Google Sites
Report abuse